Impact of the Vertical SOI "DELTA" Structure on Planar Device Technology

Digh Hisamoto, Member, IEEE, Toru Kaga, Member, IEEE, and Eiji Takeda, Senior Member, IEEE

Abstract—A fully depleted lean channel transistor (DELTA) with its gate incorporated into a new vertical ultra-thin SOI structure is presented. In the deep-submicrometer region, selective oxidation produces and isolates an ultra-thin SOI MOS-FET that has high crystalline quality, as good as that of conventional bulk single-crystal devices. Experiments and threedimensional simulations have shown that this new gate structure has effective channel control, and that the vertical ultrathin SOI structure provides superior device characteristics: reduction in short-channel effects, minimized subthreshold swing, and high transconductance.

I. INTRODUCTION

CONVENTIONAL planar MOSFET's with LOCOS isolation have certain merits: simple self-aligned fabrication process, as well as the performance improvement that comes with scaling down the device feature size. Therefore, up to the present generation of devices, other structures were never considered to be of practical use.

However, as MOSFET's are scaled down to the deepsubmicrometer region $(0.3-0.1 \ \mu m)$, device sizes and isolation lengths become approximately equal to the depletion layer widths. Since the depletion layers merge, shortchannel effects, parasitic MOS effects, and device interactions become serious problems. Moreover, to reduce power consumption and to solve device reliability problems, a low supply voltage is essential [1], [2]. A low supply voltage requires special device characteristics including a low subthreshold voltage and a minimum subthreshold swing to maintain the ratio of on/off channel current.

To eliminate these problems and provide superior performance, we believe a three-dimensional device structure is attractive. Two different three-dimensional device structure concepts have been proposed as alternatives to scaling [3].

The first concept makes the effective device length longer than the depletion layer width by using a vertical structure, such as vertical MOSFET's and trench isolation [4]–[6]. However, it is clear that these vertical structures require a complex fabrication process and that device performance is reduced because of the long gate length that

Manuscript received July 3, 1990; revised November 20, 1990. The review of this paper was arranged by Associate Editor K. Shenai. The authors are with the Central Research Laboratory, Hitachi Ltd., Ko-

kubunji, Tokyo 165, Japan. IEEE Log Number 9144385. is required. Moreover, it is evident that these structures are difficult to contact to the substrate, and thus suffer from a substrate floating effect.

The second concept makes the device thickness smaller than the depletion-layer width to intentionally deplete the channel. This can be done with thin-film SOI technology, such as SIMOX and recrystallization [7], [8]. This concept is ideal because the structure has the same merits as conventional MOSFET's, however, it requires making ultra-thin SOI substrates, a difficult task. Still, an interesting feature of ultra-thin-film SOI devices is that the interaction between the front and back channel results in device characteristics different from those of conventional MOS devices. By controlling the back-channel conditions, high immunity to short-channel effects, high transconductance, and a reduction in the kink caused by substrate floating effects were found [7]–[9].

This paper proposes a new device structure that offers a simple process, meaning that no new processes for making ultra-thin-SOI structures are required, enabling proper control of the back gate [10]. The special features of this fully depleted lean-channel transistor (DELTA) are as follows.

1) Bulk single-crystal SOI is formed by selective oxidation using the same process as for LOCOS. 2) The entire channel potential is determined by the gate, which produces SOI device characteristics in a vertical ultra-thin substrate. 3) The channel current flows along the vertical surface as well as the horizontal surface. Therefore, the effective channel width becomes larger than that of conventional devices, and this offers superior drivability.

The relationship between the subthreshold swing and channel length as a function of SOI-channel thickness has been studied in detail, because this characteristic determines the device structure for low supply voltages. The authors also present a simple model for DELTA based on charge sharing and clarify the subthreshold-swing suppression mechanism by using three-dimensional field effects when the gate length is short.

II. DEVICE DESIGN AND FABRICATION PROCESS

The unique feature of the DELTA process is selectiveoxidation-formed bulk single-crystal SOI [11], [12]. The DELTA process flow is schematically shown in Fig. 1(a)-(c). Boron-doped $10-\Omega \cdot \text{cm}$ (100) wafers are used. On a 25-nm thermal oxide pad, 200 nm of CVD nitride is de-

0018-9383/91/0600-1419\$01.00 © 1991 IEEE

···-----

IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 38, NO. 6, JUNE 1991



Fig. 1. (a)-(c) Process flow of selective oxidation. (d) Schematic cross section of DELTA.

posited. The nitride, thermal oxide pad, and silicon substrate are then etched using anisotropic reactive ion etching (RIE), forming a Si island (Fig. 1(a)). The height of the Si island (W_i) is determined by the etching selectivity in the polysilicon gate fabrication process and is 0.4 μ m. Next, 10 nm of thermal oxide is grown, and a 100-nm CVD nitride layer is deposited. Then, using RIE, nitride spacers are formed on the sides of the Si island. The underside of the Si island is then etched by HF/HNO₃ (Fig. 1(b)). Oxidizing the substrate at 1100°C, a SOI structure is formed, as shown in Fig. 1(c).

After removing the nitride-selective oxidation mask, 10 nm of thermal oxide is grown to remove the dry-etchingdamaged layer from the Si-island surface. Then the sacrifice oxide layer is etched by HF, and 8.5 nm of gate oxide is grown. Phosphorus-doped 100-nm polysilicon and 100-nm CVD silicon dioxide are deposited. Using anisotropic RIE, the gate structure, which steps over the Si island, is formed and source-drain regions are exposed. Using the gate as an arsenic ion mask, the source and drain are implanted. The schematical DELTA device structure is shown in Fig. 1(d).



Fig. 2. Cross-sectional TEM pictures of both (a) non-SOI and (b) SOI structures using selective oxidation.

Depositing 500-nm dielectric interlayer, contact windows to the top and side surfaces of the Si island are opened, taking advantage of the Si-island height. 900 nm of Al/Si is used for the metallization. During post-SOI processes, there was no problem relating to Si-island strength. Thus except for the nitide-selective oxidation mask fabrication step, the DELTA process is the same as that of conventional self-aligned-gate NMOSFET processes. Therefore, this process is highly compatible with conventional LOCOS processes.

Cross-sectional TEM pictures of both a non-SOI and SOI structures are presented in Fig. 2(a) and (b), respectively. Both pictures show that the gate oxides, which show no electrical breakdown problems for gate voltages of up to 5 V, are as smooth as with conventional MOS-FET's.

Fig. 2(a) shows that selective oxidation creates defects at the field oxide edge along the slipping surface (111). However, Fig. 2(b) shows that once the SOI structure is formed, no defects appear. This can be understood as follows:

The nearly identical bird's beak shapes in Fig. 2(a) and (b) imply that there is no difference in stress between (a) and (b). As a result, one would expect the same defects to be formed during the selective oxidation process. However, this is not the case, as the photographs clearly show. In addition, the selective oxidation temperature is not high enough to eliminate the defects. Therefore, it seems that no defects are created during oxidation and the excess defects in Fig. 2(a) are formed during the post-cooling period after oxidation. During this cooling time, the SiO_2 layer under the Si relieves the stress from the SOI, instead of producing defects.

III. DEVICE CHARACTERISTICS

The DELTA gate effectively controls the channel potential from three sides and induces ultra-thin-SOI effects vertically. A three-dimensional simulation of the potential distribution is shown in Fig. 3. Compared with conventional devices, the potential bend is small and the potential distribution is rather flat. This means there is a low surface electric field and a flat inversion charge distribution. This results in the following measured superior device characteristics, even if the substrate is thicker than that of conventional ultra-thin-SOI devices [7]–[9].

A. Short-Channel Effect

Subthreshold characteristics for $W_g = 0.2 \ \mu m$ (DELTA) and 10 μm (conventional), both the $L_{\text{eff}} = 0.15 \ \mu m$, $T_{\text{ox}} = 8.5 \ \text{nm}$, and identical impurity profiles, are shown in Fig. 4(a) and (b), respectively. For $W_g = 10 \ \mu m$, punchthrough leakage occurs for all values of V_{ds} , but for $W_g = 0.2 \ \mu m$ it does not occur for V_{ds} less than 2 V.

 $W_g = 0.2 \ \mu m$ it does not occur for V_{ds} less than 2 V. The short-channel effect immunity of DELTA seems to result from its novel substrate and gate structure. That is, the substrate punchthrough path is replaced by the buried SiO₂ layer and the electric field effect of the DELTA gate structure suppresses the penetration of the drain potential into the channel.

B. Current Drivability

The channel width of DELTA consists of the top surface (W_g) and both side surfaces (W_l) , so the effective channel width is $W = W_g + 2W_l$. This means that for the same layout width (W_g) the height of the Si island determines the channel width and its current drivability.

The dependence of the transconductance on W is shown in Fig. 5. Since the ultra-thin structure reduces the surface electric field and induces high carrier mobility, DELTA has a high transconductance. G_m is 1.5 times higher than $G_m^* \propto W_g + 2W_I$ for $W_g = 0.15 \ \mu m$.

The *I-V* characteristics for $L_{\text{eff}} = 0.57 \ \mu\text{m}$ and $W_g = 0.15 \ \mu\text{m}$ are shown in Fig. 6. Because of a high transconductance and large *W* compared with standard MOS-FET's, DELTA's drain current is much larger.

In addition, Fig. 6 shows that the effects of the electric field concentration at the top corners and the pointed bottom edge (see Fig. 1(d)) are negligible as no humps appear in the curves in Fig. 6.

C. Subthreshold Swing

An important characteristic of ultra-thin-SOI devices is their small subthreshold swing [13]. This is because the depletion layer capacitance that determines the swing de-

IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 38, NO. 6, JUNE 1991



Fig. 3. Simulated potential distribution across channel region in middle of source-drain nodes ($V_{ds} = 3 \text{ V}$, $V_g = 3 \text{ V}$).



Fig. 4. Subthreshold characteristics for various V_{ds} . (a) $W_g = 0.2 \ \mu\text{m}$, $L_{\text{eff}} = 0.15 \ \mu\text{m}$. (b) $W_g = 10 \ \mu\text{m}$, $L_{\text{eff}} = 0.15 \ \mu\text{m}$.



Fig. 5. Relationship between transconductance and W_g ($L_{eff} = 1.0 \ \mu m$, $V_{ds} = 3 \ V$).

pends strongly on the substrate thickness. The subthreshold swing S is generally written as [14]

$$S = \ln 10 \times kT/q \times (1 + C_d/C_s) \tag{1}$$



Fig. 6. Typical *I-V* characteristics for $L_{\rm eff} = 0.57 \ \mu m$ and $W_g = 0.15 \ \mu m$.



Fig. 7. Subthreshold characteristics as a function of W_g .

where kT/q is the thermal voltage, C_d is the channel depletion layer capacitance and C_s is the gate capacitance. When the channel thickness is less than the depletion layer width, the whole channel is depleted and C_d becomes small. Therefore, C_d/C_s can be neglected and S approaches $\ln 10 \times kT/q$.

The dependence of subthreshold swing on channel width is shown in Fig. 7. A decrease in substrate thickness to less than 0.3 μ m results in a smaller swing. Consequently, with this new gate structure, ultra-thin effects are expected for a device thinner than 0.3 μ m. For $W_g = 0.15 \ \mu$ m, the swing decreases to 62 mV/decade. Furthermore, the curves in Fig. 7 show that the top corners and the pointed bottom edge do not affect the off-state leakage current.

Fig. 8 shows the dependence of S on W_g at room temperature, with gate length as a parameter. Note that W_g represents the SOI channel thickness. The width at which the slopes of the curves in Fig. 8 reach unity (W_{gcr}) is presented in relation to effective channel length in Fig. 9. A decrease in gate length results in an increase in W_{gcr} . When the gate length is more than 0.8 μ m, however, W_{gcr} is constant.

The S value corresponds to the channel depletion ratio. Therefore, the small subthreshold swing value of the short gate-length device shows that the channel is depleted. With regard to the W_{gcr} dependence on gate length, this depleting is caused by source and drain charge as well as by gate charge. Thus in the short gate-length ultra-thin SOI device, the channel is depleted three-dimensionally by the source, drain, and gate charges.



Fig. 8. Subthreshold swings versus channel thickness with the gate length as a parameter.



Fig. 9. Relationship between critical channel thickness and gate length.

IV. DISCUSSION

Subthreshold swing reduction in ultra-thin-SOI devices and specifically in DELTA structures, is discussed below. This reduction depends on channel length and results in a limited immunity from short-channel effects.

The device potential in the subthreshold region of a conventional SOI device is shown schematically in Fig. 10(a). The potential Φ of this system is described by the Poisson equation, and its boundary conditions at the front and back interfaces are derived from Gauss' law [14], [15]. That is

and

 $\frac{d^2\Phi(x)}{2} = \frac{q \cdot N_a}{2}$

dx

e en

 $\epsilon_s T_{\mathrm{ox}_i}$

$$\frac{d\Phi_i}{d\Phi_i} = \frac{\epsilon_{\rm ox}(V_{gi} - \Phi_s)}{(V_{gi} - \Phi_s)}, \quad i = f, b.$$
(3)

 $(0 \leq x \leq t_{sol})$

(2)

Here $\Phi(x)$ is the potential at distance x from the SOI filmgate oxide interface. (For the back side, gate x is replaced by -x to maintain consistency with the front side.) The q is the elementary charge, ϵ_s , ϵ_{ox} , ϵ_0 are silicon, silicon dioxide, and vacuum permittivity, respectively, N_a is the channel acceptor density, T_{ox} is the gate oxide thickness, t_{SOI} is the channel SOI film thickness, Φ_s is the surface potential, V_{g_f} is front gate voltage and V_{g_b} is the surface voltage of the substrate. To simplify the model the inter-



Fig. 10. Cross-sectional potential distribution model in the subthreshold region. (a) Conventional ultra-thin-SOI structure. (b) DELTA structure.

face-trap charge density and gate work function are eliminated.

To control the channel potential of ultra-thin-SOI MOSFET's, it is important to set adequate back-channel conditions [15]. However, due to a large T_{ox_b} , the substrate field effect can affect the channel only slightly. Moreover, it is difficult to change the V_{g_b} in practical device operation. This is because the substrate has a large parasitic capacitance.

For the DELTA device, however, instead of the backgate conditions, we can apply symmetrical boundary conditions at the center of the channel (see Figure 10(b)). That is, replace t_{SOI} with W_g , and the back side boundary condition becomes

$$\frac{d\Phi}{dx} = 0 \qquad \left(\text{at } x = \frac{W_g}{2} \right). \tag{4}$$

From (2)–(4), the channel potential Φ is given by

$$\Phi(x) = \frac{q \cdot N_a}{2\epsilon_s} \left(x^2 - W_g \cdot x \right) + \Phi_s.$$
 (5)

When W_g is small compared with the depletion-layer width, the channel surface potential Φ_s is

$$\Phi_s = V_g - \frac{q \cdot N_a \cdot W_g \cdot T_{\text{ox}}}{2\epsilon_{\text{ox}}}.$$
 (6)

Equation (6) shows that, when W_g is small, the surface potential is equal to V_g .

For short-channel DELTA devices, it is necessary to make an approximation with a parameter δ based on the charge-sharing model. δ is the charge-sharing component of the source and drain. The effective channel charge $N_{a^{\text{eff}}}$, can be given by

$$N_a^{\rm eff} = (1 - \delta) \cdot N_a. \tag{7}$$

With (6), the short-channel device subthreshold current I_d is, therefore, expressed as a function of gate bias V_{gs} and

drain bias V_{ds} by

$$I_{d} = C_{i} \cdot \exp\left[\frac{-q}{kT}\left(-V_{gs} + \frac{q \cdot N_{a}^{\text{en}} \cdot W_{g} \cdot T_{\text{ox}}}{2\epsilon_{\text{ox}}}\right)\right]$$
$$\cdot \left[1 - \exp\left(-\frac{q}{kT}(V_{ds})\right]$$
(8)

where C_i is a device-dependent parameter [14]. When the channel length is short and δ is unity, (8) is reduced to

$$I_d \propto \exp\left[q/kT(V_{gs})\right]. \tag{9}$$

This shows that scaling down the channel length of DELTA results in a three-dimensional depletion of the channel and a small subthreshold swing.

For conventional MOSFET's, the channel depletion layer penetrates deeply into the substrate when δ becomes large. Increasing the layer's distance from the gate reduces controllability, thus causing punchthrough current. This results in a large subthreshold swing.

For DELTA, however, the distance is determined by the SOI film thickness, and does not depend on N_a . Therefore, gate controllability is not reduced and the gate field affects the channel carriers directly, even in the shortchannel devices. In the subthreshold region, holes must accumulate in the channel. Thus if SOI film thickness is reduced with device size, punchthrough leakage can be suppressed.

V. CONCLUSION

A new vertical ultra-thin-SOI device structure (DELTA) has been presented and its superior device performance has been examined. DELTA performs as good as, if not better than previously reported planar ultra-thin-SOI devices [7], [8], [13].

Both experiment and simulation have shown that DEL-TA's vertical ultra-thin-gate structure is effective in producing superior device characteristics. Furthermore, DELTA has strong immunity to short-channel effects and has superior subthreshold characteristics, even if the substrate is thicker than that of a conventional ultra-thin-SOI devices. Therefore, DELTA is suitable as a deep-submicrometer device with low supply voltages.

In the fabrication process, it was shown that selective oxidation can be used to make a high-quality single-crystal SOI device. So, in spite of its vertical structure, DELTA has high compatibility with a conventional MOS-FET process flow, in terms of layout and fabrication. Thus DELTA will benefit the planar device technology for three-dimensional device structure fabrication and rival conventional MOSFET structures in the deep-submicrometer region.

ACKNOWLEDGMENT

The authors wish to thank Prof. T. Sugano of Tokyo University, Dr. S. Kimura, A. Sato, S. Shukuri, R. Izawa, and Dr. M. Tamura of Hitachi Central Research Laboratory for their helpful discussions and encourage-

IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 38, NO. 6, JUNE 1991

Mr. Hisamoto is a member of the Japan Society of Applied Physics and the Institute Electronics and Communication Engineers of Japan.

*

ment. Special thanks are due to Y. Kawamoto and the members of the Process Integration Center for device fabrication.

REFERENCES

- K. Kimura, K. Itoh, R. Hori, J. Etoh, Y. Kawajiri, H. Hawamoto, K. Sato, and T. Matsumoto, "Power reduction techniques in megabit " IEEE J. Solid-State Circuits, vol. SC-21, no. 3, pp. 381-DRAM's. 389, June 1986.
- [2] C. Hu, "Hot-electron effects in MOSFET's," in IEDM Tech. Dig., 1983, pp. 176-179.
- [3] G. A. Sai-Halasz et al., "Experimental technology and characteri-[4] O. A. Sai and S. P. Maraz, and M. M. Schneider, and Characterization of self-aligned 0.1 µm-gate-length low-temperature operation NMOS devices, "in *IEDM Tech. Dig.*, Dec. 1987, pp. 397-400.
 [4] W. F. Richardson, D. M. Bordelon, G. P. Pollack, A. H. Shah, S. D. S. Malhi, H. Shichijo, S. K. Banerjee, M. Elahy, R. H. Womack, "Device of the self-alignment of the self-alignme
- C-P. Wang, J. Gillia, H. E. Davis, and P. K. Chatterjee, "A trench transistor cross point DRAM cell," in IEDM Tech. Dig., Dec. 1985, pp. 714-717.
- [5] K. Hieda, F. Horiguchi, H. Watanabe, K. Sunouchi, I. Inoue, and T. Hamamoto, "New effects of trench isolated transistor using side-
- wall gates, "in *IEDM Tech. Dig.*, Dec. 1987, pp. 736-739.
 [6] H. Takahashi, K. Sunouchi, N. Okabe, A. Nitayama, K. Hieda, F. Horiguchi, and F. Masuoka, "High performance CMOS surrounding gate transistor (SGT) for ultra high density LSIs," in IEDM Tech.
- Dig., Dec. 1986, pp. 222-225.
 [7] J. P. Colinge, "Reduction of kink effect in thin-film SOI MOS-FET's," *IEEE Electron Device Lett.*, vol. 9, no. 2, pp. 97-99, 1988.
- [8] M. Yoshimi, H. Hazama, M. Takahashi, S. Kambayashi, T. Wada, K. Kato, and H. Tango, "Two-dimensional simulation and measurement of high-performance MOSFET's made on a very thin SOI film," IEEE Trans. Electron Devices, vol. 36, pp. 493-503, 1989
- [9] K. N. Young, "Analysis of conduction in fully depleted SOI MOS-FET's," IEEE Trans. Electron Devices, vol. 36, no.3, pp. 504-506, 1989
- [10] D. Hisamoto, T. Kaga, Y. Kawamoto, and E. Takeda, "A fully de-pleted lean-channel transistor (DELTA)," in *IEDM Tech. Dig.*, Dec. 1989, pp. 833-836.
- [11] M. Kubota, T. Tamaki, K. Kawamoto, N. Nomura, and T. Takemoto, "New SOI CMOS process with selective oxidation," in IEDM Tech. Dig., Dec. 1986, pp. 814-816. [12] S. C. Arney and N. C. MacDonald, "Formation of submicron sili-
- con-on-insulator structures by lateral oxidation of substrate-silicon islands," J. Vac. Sci. Technol. B, vol. 6, no. 1, pp. 341-344, 1988.
 [13] J. P. Colinge, "Subthreshold slope of thin-film SOI MOSFET's,"
- IEEE Electron Device Lett., vol. EDL-7, no. 4, pp. 244-246, 1986.
- [14] S. M. Sze, Physics of Semiconductor Devices, 2nd ed. New York: Wiley, 1981, p. 446.
- [15] S. Veeraraghavan and J. G. Fossum, "Short-channel effects in SOI MOSFET's," IEEE Trans. Electron Devices, vol. 36, no. 3, pp. 522-528, 1989.



Digh Hisamoto (A'88) was born in Tokyo, Japan, in 1960. He received the B.S., and M.S. degrees in reaction chemistry from the University of Tokyo, in 1984 and 1986, respectively.

In 1986, he joined Central Research Laboratory of Hitachi Ltd., Tokyo, Japan, where he has been working on ULSI device physics and process technologies. His current research interests include deep-submicrometer devices, dynamic random-access memories, and thin-film-SOI MOS-FET's.



Toru Kaga (M'87) was born in Hakodate, Japan, on November 22, 1954. He received the B.S. and M.S. degrees, both in physics, from Waseda University, Tokyo, Japan, in 1978 and 1980, respectively, and the Ph.D. degree in applied physics from Waseda University, in 1989. In 1980, he joined the Central Research Labo-

ratory, Hitachi, Ltd., Tokyo, Japan. He initially worked on characterization of nonvolatile memory devices, i.e., write/erase characteristics simulation and characterization of SiO2 and oxyni-

tride films. From 1985 and until 1986, he was working on design of submicrometer isolation and MOSFET's. Since 1986, he has been working on total LSI process design and device characterization for DRAM's.

Dr. Kaga is a member of the Japan Society of Applied Physics and the Institute of Electronics, Information and Communication Engineers of Japan.

*



Eiji Takeda (M'82-SM'87) was born in Ohita, Japan, in 1949. He received the B.S., M.S., and Ph.D. degrees in applied physics from the University of Tokyo, Tokyo, Japan, in 1972, 1975, and 1987, respectively.

He is now a Senior Researcher in Central Research Laboratory, Hitachi Ltd., Japan. He is supervising VLSI memories (DRAM, SRAM's and EEPROM's), Bi-CMOS, and advanced submicrometer MOS device-process groups. Since 1975,

he has been working for Central Research Labo-ratory, Hitachi Ltd., Tokyo, Japan, on VLSI device and process physics and technologies. His activities included EPROM, microfabrication, device physics, and reliability problems for VLSI's. In 1976, he worked on the research and development of the nonvolatile memory; 8K EPROM. In 1977, his works involved the development of electron-beam lithography to do the research on submicrometer MOS devices. Since 1979, he has been working on VLSI device physics and process technologies and memory application including 1, 4, 16, and 64-Mb DRAM's. His activities in these areas include the research and development of new submicrometer MOS-FET structures with high reliability, in particular, DDD (double-diffused drain) and GOLD (gate-drain overlapped drain) structures and the analysis of hot-carrier effects. From 1985, he has also been working on the alphaparticle-induced soft-error phenomena for VLSI's. Recently, he has begun to work on novel devices such as thin film SOI and Si quantum devices. He was a Visiting Research Associate at Cambridge University, Cambridge, UK, from September 1983 to September 1984. He has published and presented more than 100 international technical papers. Also, he published a book on hot-carrier effects. His current research interests are in VLSI system reliability and architecture, as well as submicrometer semiconductor device physics, quantum devices, and applications.

Dr. Takeda was a member of the Solid State Device Subcommittees of the 1986 and 1987 IEDM, and a member of the program committees of the 1988-1991 IRPS (International Reliability Physics Symposium). Also, he was a Guest Editor of IEEE TRANSACTIONS ON ELECTRON DEVICES; Special Issue on Reliability, in December 1988. He is a member of the Japan Society of Applied Physics and the Institute of Electronics and Communication Engineers of Japan.