Avoiding data link and computational conflicts in mapping nested loop algorithms to lower-dimensional processor arrays | IEEE Conference Publication | IEEE Xplore