

Description

The μPB8288 bus controller is used in medium to large μPD8086/μPD8088 systems. This 20-pin bipolar component provides command and control timing generation, as well as bipolar drive capability and optimal system performance. It provides both Multibus® command signals and control outputs for the microprocessor system. There is an option to use the controller with a multimaster system bus and separate I/O bus.

Features


- System controller for μPD8086/μPD8088 systems
- Bipolar drive capability
- Provides advanced commands
- Three state output drivers
- Can be used with an I/O bus
- Enables interface to one or two multimaster buses

Ordering Information

Part Number	Package Type	Max Frequency of Operation
μPB8288D	20-pin cerdip	10 MHz

® Multibus is a registered trademark of Intel Corp.

Pin Configuration



Pin Identification

No.	Symbol	Function
1	IOB	I/O bus mode selector input
2	CLK	Clock input
3	\overline{SI}	Status input
4	DT/ \overline{R}	Data transmit/receive
5	ALE	Address latch enable output
6	\overline{AEN}	Address enable input
7	\overline{MRDC}	Memory read command output
8	\overline{AMWC}	Advanced memory write command output
9	\overline{MWTC}	Memory write command output
10	GND	Ground
11	\overline{IOWC}	I/O write command output
12	\overline{AIOWC}	Advanced I/O write command output
13	\overline{IORC}	I/O read command output
14	\overline{INTA}	Interrupt acknowledge output
15	CEN	Command enable input
16	DEN	Data enable output
17	$\overline{MCE/PDEN}$	Master cascade enable/peripheral data enable output
18	$\overline{S2}$	Status input
19	$\overline{S0}$	Status input
20	V _{CC}	+5 V power supply

Pin Functions **$\overline{\text{AEN}}$ (Address Enable)**

In the I/O system bus mode, $\overline{\text{AEN}}$ enables the command outputs of the μPB8288 105 ns after it becomes active. If $\overline{\text{AEN}}$ is inactive, the command outputs become high impedance outputs.

 $\overline{\text{AIOWC}}$ (Advanced I/O Write Command)

This write command occurs earlier in the machine cycle than the $\overline{\text{IOWC}}$ command.

ALE (Address Latch Enable)

This signal is used for controlling transparent D-type latches (μPB8282/μPB8283). It will strobe in the address on a high to low transition.

 $\overline{\text{AMWC}}$ (Advanced Memory Write Command)

This is an advanced write command which occurs early in the machine cycle, with timing the same as the read command.

CEN (Command Enable)

This signal enables all command and control outputs. If CEN is low, these outputs are inactive.

CLK (Clock)

The clock signal from the μPB8284 clock generator synchronizes the generation of command and control signals.

DEN (Data Enable)

This signal enables the data transceivers onto the bus.

 $\text{DT}/\overline{\text{R}}$ (Data Transmit/Receive)

This signal is used to control the bus transceivers in a system; high for writing to I/O or memory and low for reading data.

 $\overline{\text{INTA}}$ (Interrupt Acknowledge)

INTA is used to signal an interrupting device to put the vector information on the data bus.

IOB (I/O Bus Mode)

Sets mode of μPB8288; high for the I/O bus mode and low for the system bus mode.

 $\overline{\text{IORC}}$ (I/O Read Command)

This signal enables the CPU to read data from an I/O device.

 $\overline{\text{IOWC}}$ (I/O Write Command)

This command is for transferring information to I/O devices.

 $\text{MCE}/\overline{\text{PDEN}}$ (Master Cascade Enable/Peripheral Data Enable)

Dual function pin system. (MCE) In the bus mode, this signal is active during an interrupt sequence to read the cascade address from the master interrupt controller onto the data bus. (PDEN) In the I/O bus mode, it enables the transceivers for the I/O bus just as DEN enables bus transceivers in the system bus mode.

 $\overline{\text{MRDC}}$ (Memory Read Command)

This active low signal is for switching the data from memory to the data bus.

 $\overline{\text{MWTC}}$ (Memory Write Command)

This signal is used to transfer the data bus to memory, but not as early as $\overline{\text{AMWC}}$. (See timing waveforms).

GND (Ground)

Ground.


 $\overline{\text{S0}}, \overline{\text{S1}}, \overline{\text{S2}}$ (Status Input Pins)

The μPB8288 decodes these status lines from the μPD8086 to generate command and control signals. When not in use, these pins are high.

VCC (Power Supply)

+5 V power supply.

Block Diagram



83-0028798

Absolute Maximum Ratings

T_A = 25°C

Power supply voltage, V _{DD}	-0.5 to +7.0 V
Input voltage, V _I	-1.0 to +5.5 V
Output voltage, V _O	-0.5 to +7.0 V
Operating temperature, T _{OP}	0 to +70°C
Storage temperature, T _{STG}	-65 to +150°C

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum ratings for extended periods may affect device reliability.

DC Characteristics

T_A = 0 to +70°C; V_{CC} = 5 V ± 10%

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
Input high voltage	V _{IH}	2.0		V	
Input low voltage	V _{IL}		0.8	V	
Input clamp voltage	V _C		-1	V	I _C = -5 mA
Output high voltage (command) (control)	V _{OH}	2.4		V	I _{OH} = -5 mA
			2.4	V	I _{OH} = -1 mA
Output low voltage (command) (control)	V _{OL}	0.5		V	I _{OL} = 32 mA
			0.5	V	I _{OL} = 16 mA
Forward input current	I _F	-0.7		mA	V _F = 0.45 V
Reverse input current	I _R		50	μA	V _R = V _{CC}
Output off current	I _{OFF}		100	μA	V _{OFF} = 0.4 V to 5.25 V
Power supply current	I _{CC}		230	mA	

AC Characteristics

T_A = 0 to +70°C; V_{CC} = 5 V ± 10%

Timing Requirements


Parameter	Symbol	Limits		Unit	Loading
		Min	Max		
CLK cycle period	t _{CLCL}	100		ns	
CLK low time	t _{CLCH}	50		ns	
CLK high time	t _{CHCL}	30		ns	
Status active setup time	t _{SVCH}	35		ns	
Status active hold time	t _{CHSV}	10		ns	
Status inactive setup time	t _{SHCL}	35		ns	
Status inactive hold time	t _{CLSH}	10		ns	
Input rise time	t _{ILIH}		20	ns	
Input fall time	t _{IHLI}		12	ns	

Timing Responses


Parameter	Symbol	Limits		Unit	Loading
		Min	Max		
Control active delay	t _{CVNV}	5	45	ns	
Control inactive delay	t _{CVNX}	10	45	ns	
ALE MCE active delay (from CLK)	t _{CLLH/} t _{CLMCH}		20	ns	
ALE MCE active delay (from status)	t _{SVLH} t _{SVMCH}		20	ns	MRDC IORC MWTC I _{OL} = 32 mA
ALE inactive delay	t _{CHLL}	4	15	ns	I _{OWC} I _{OH} = -5 mA
Command active delay	t _{CLML}	10	35	ns	INTA C _L = 300 pF
Command inactive delay	t _{CLMH}	10	35	ns	AMWC
Direction control active delay	t _{CHDTL}		50	ns	A _{OWC}
Direction control inactive delay	t _{CHDTH}		30	ns	
Command enable time	t _{AELCH}		40	ns	
Command disable time	t _{AEHCZ}		40	ns	
Enable delay time	t _{AELCV}	115	200	ns	I _{OL} = 16 mA
AEN to DEN	t _{AEVNV}		20	ns	Other} I _{OH} = -1 mA
CEN to DEN, PDEN	t _{CEVNV}		25	ns	C _L = 80 pF
CEN to command	t _{CELRH}	t _{CLML}		ns	
Output rise time	t _{OLOH}		20	ns	
Output fall time	t _{OHOL}		12	ns	

Timing Waveforms


Timing Measurement Points




Test Load Circuits



DEN, PDEN Qualification Timing




μPB8288 Address Enable (AEN) Timing (Three State Enable/Disable)



Timing Waveforms (cont)

State Timing



Functional Description

The three status lines ($\overline{S0}$, $\overline{S1}$, $\overline{S2}$) from the μPD8086 CPU are decoded by command logic within the μPB8288 to determine which command is to be issued. Table 1 below illustrates the decoding and command generation of the status lines.

Table 1. Status Line Decoding

S2	S1	S0	μPD8086 State	μPB8288 Command
0	0	0	Interrupt acknowledge	INTA
0	0	1	Read I/O port	IORC
0	1	0	Write I/O port	IOWC, AIOWC
0	1	1	Halt	None
1	0	0	Code access	MRDC
1	0	1	Read memory	MRDC
1	1	0	Write memory	MWTC, AMWC
1	1	1	Passive	None

There are two ways the command is issued depending on the mode of the μPB8288.

The I/O bus mode is enabled if the IOB pin is pulled high. In this mode, all I/O command lines are always enabled and not dependent upon AEN. When the processor sends out an I/O command, the μPB8288 activates the command lines using PDEN and DT/R to control any bus transceivers.

This mode is advantageous if I/O or peripherals dedicated to one microprocessor are in a multi-processor system, allowing the μPB8288 to control two external buses. No waiting is required when the CPU needs to access the I/O bus, as an AEN low signal is needed to gain normal memory access.

If the IOB pin is tied to ground, the μPB8288 is in the system bus mode. In this mode, command signals are dependent upon the AEN line. Thus the command lines are activated 105 ns after the AEN line goes low. In this mode, there must be some bus arbitration logic to toggle the AEN line when the bus is free for use. Here, both memory and I/O are shared by more than one processor, over one bus, with both memory and I/O commands waiting for bus arbitration.

Among the command outputs are some advanced write commands which are initiated early in the machine cycle and can be used to prevent the CPU from entering unnecessary wait states.

The INTA signal acts as an I/O read during an interrupt cycle. This is to signal the interrupting device that its interrupt is being acknowledged, and to place the interrupt vector on the data bus.

The control outputs of the μPB8288 are used to control the bus transceivers in a system. DT/R determines the direction of the data transfer, and DEN is used to enable the outputs of the transceiver. In the IOB mode the MCE/PDEN pin acts as a dedicated data enable signal for the I/O bus.

The MCE signal is used in conjunction with an interrupt acknowledge cycle to control the cascade address when more than one interrupt controller (such as a μPD8259A) is used. If there is only one interrupt controller in a system, MCE is not used because the INTA signal gates the interrupt vector onto the processor bus. In multiple interrupt controller systems, MCE is used to gate the μPD8259A's cascade address onto the processor's local bus, where ALE strobes it into the address latches. This occurs during the first INTA cycle. During the second INTA cycle the addressed slave μPD8259A gates its interrupt vector onto the processor bus.

The ALE signal occurs during each machine cycle and is used to strobe data into the address latches and to strobe the status ($\overline{S0}$, $\overline{S1}$, $\overline{S2}$) into the μPB8288. ALE also occurs during a halt state to accomplish this.

The CEN (Command Enable) is used to control the command lines. If pulled high, the μPB8288 functions normally, and if grounded, all command lines are inactive.